Abstract-The main promise of tunnel FETs (TFETs) is to enable supply voltage (VDD) scaling in conjunction with dimension scaling of transistors to reduce power consumption. However, reducing VDD and channel length (L ch ) typically deteriorates the ON-and OFF-state performance of TFETs, respectively. Accordingly, there is not yet any report of a high performance TFET with both low VDD (∼0.2V) and small L ch (∼6nm). In this work, it is shown that scaling TFETs in general requires scaling down the bandgap Eg and scaling up the effective mass m * for high performance. Quantitatively, a channel material with an optimized bandgap (Eg ∼ 1.2qVDD [eV ]) and an engineered effective mass (m * −1 ∼ 40V 2.5
I. INTRODUCTION
Although tunnel FETs (TFETs) were originally proposed for low power applications [1] - [3] , the low ON-current (I ON ) challenge in TFETs has concealed their scaling problem [4] - [6] . The low I ON challenge can be solved by increasing the electric field at the tunnel junction; e.g. by using dielectric engineering [7] , atomistically thin channels [8] - [11] , or internal polarization [12] . However, the scaling challenge is more tricky since the tunneling currents I ON and I OFF depend on the same device parameters. Hence an attempt to decrease I OFF would reduce I ON and vice versa. In contrast, I ON and I OFF in MOSFETs are more independent of each other and a channel material with a large bandgap (or optimized effective mass) can be used for sub-12nm channels to suppress the direct source-to-drain tunneling [13] , [14] . Fig. 1a shows the device structure of an InAs nanowire (NW) TFET with a diameter of 3.4nm. The transfer characteristics of the device simulated by the NEMO5 tool [25] - [27] are shown in Fig. 1b with I OFF fixed at 1nA/µm. In the simulations, we scale V DD down with the channel length (L ch ). The results indicate that the InAs NW-TFET exhibits a promising performance with long channel lengths (i.e. L ch > 9nm), however it completely fails to switch from OFF-to ON-state for the case of L ch =6nm and V DD =0.2V (i.e. I ON /I OFF ≈ 10 10 4 ). Roughly, the transmission in the ON-state (T ON ) and OFFstate (T OFF ) of TFETs depends on [15] , [16] :
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The authors are with the Department of Electrical and Computer Engineering, Purdue University, USA, e-mail: hesam.ilati2@gmail.com. where Λ and L ch are the tunneling distances in the ON-and OFF-state (Fig. 1a) respectively. m * r and E g are the reduced effective mass and the bandgap of the channel material.
The scaling of the channel below 10nm brings L ch close to Λ which reduces I ON /I OFF significantly. One apparent solution can be a heterostructure channel where the term m * r E g is different in (1) and (2) due to different materials used in those regions [12] , [18] . However, it has been shown that the presence of band discontinuity and interface states in heterostructures can deteriorate the OFF-state performance of TFETs [19] , [20] . Hence, in this work the homojunction TFETs have been considered as a more practical steep subthreshold swing (SS) device.
On top of the length scaling problem which increases I OFF significantly, the voltage scaling reduces I ON . The maximum tunneling window in TFETs approximately equals qV DD . Thus a short channel TFET with a small V DD is expected to have a small I ON /I OFF .
In this work, it is shown that by using a channel material with optimized m * and E g , it is still feasible to obtain an acceptable I ON /I OFF for ultra-scaled TFETs (i.e. I ON /I OFF > 10 5 for L ch =6nm and V DD =0.2V). The solution to the scaling problem of TFET is to scale down E g of channel material to the smallest possible value to achieve a high I ON . Of course E g cannot be smaller than qV DD , otherwise the channel cannot cover and block the tunneling energy window in the OFFstate. On the other hand, m * should scale up with scaling down the dimensions to decrease I OFF . Fig. 1c shows that the performance of 6nm long gate-all-around TFET can be improved more than 4 orders of magnitude by scaling down E g and scaling up m * . The favorable design space for m * and E g is discussed in Sec. IV.
II. SIMULATION DETAILS
The self-consistent 3D Poisson-NEGF (Non-Equilibrium Green's Function) method is used in the NEMO5 software for the simulation of InAs TFETs [25] - [27] . The InAs channel material is described by a 10 band nearest neighbor tightbinding model [28] . To find the impact of m * and E g on the performance of TFETs, a model is needed where m * and E g can be set as free input parameters, in contrast to the atomistic approach where m * and E g are the output of the simulation through material composition and geometry induced confinement effects. To reduce the number of free parameters, it is assumed that the electron and hole effective masses are equal (m * e =m * h =m * ). Recently, an analytical model was developed which produces results in excellent agreement with NEGF simulations [21] . To show the validity of this analytical model for ultra-scaled TFETs, the simulation results of scaled InAs TFETs with the scaling rule of L ch /V DD = 30 nm/V obtained from the analytical model are benchmarked against the NEGF results first. Fig. 2 compares the results of analytical model and NEGF simulations. Notice that in Fig. 2 , the OFFstate is not fixed unlike Fig. 1b . The accuracy and speed of the analytical model and tuneability of m * and E g makes this model an ideal tool for optimizing the TFET design.
III. SIMULATION RESULTS
To analyze different TFET designs, the tunneling transmission path at the top of the tunneling window (E = µ S ) is indicated as a function of source-channel tunneling window (∆E) ) bandgap E g , e) effective mass m * , f) m * /E g ratio on the transmission profile T (∆E). All these results are obtained using the analytical model.
in Fig. 3a . Knowledge of the tunneling transmission probability as a function of ∆E (i.e. T (∆E)) provides information about the transfer characteristics [3] . Fig. 3b shows an example of T (∆E) with the corresponding TFET operational regimes (e.g. ON-and OFF-states, and n-and p-branches). Notice that ∆E ≈ 0 is the ON-OFF transition point. For a small drainsource voltage, the I-V can be calculated by integrating the T (∆E) in the tunneling energy window (energies between µ S and µ D ). The tunneling transmission shows how far the TFET is from its ideal performance (i.e. T = 0 and T = 1 at OFFand ON-state, respectively). Accordingly, I ON , I OFF , and SS can be estimated from the maximum and minimum values of T (∆E) and its slope at subthreshold region. The impact of L ch scaling on the transmission profile of InAs NW-TFET is shown in Fig. 3c . Reducing the channel length increases T OF F significantly while T ON remains intact which was expected from equations (1) and (2). Fig. 3d shows the effect of bandgap on T (∆E); Obviously, a larger bandgap decreases both T OF F and T ON . Notice that changing E g does not improve the subthreshold slope of T (∆E) (black lines in Fig. 3d) . Increasing E g decreases T OF F more than T ON since the prefactor of m * r E g is larger for T OF F (note that L ch > Λ in equations (1) and (2)). On the other hand, to reach this lower T OF F a larger gate voltage change is needed for larger band gaps (i.e. ∆E OF F ≈ −E g /2). Thus, there is no noticeable improvement in SS with larger E g . On the other hand, increasing m * improves SS as shown in Fig. 3e . Since a larger m * does not require a larger gate voltage change, contrary to a larger E g . Fig. 3f compares TFETs with a constant m * r E g but different m * r /E g ratios. Notice that not only SS improves with increasing m * r /E g ratio, but also T ON . The reason for improved ON-state performance is that reducing E g decreases the depletion width at the source-channel interface and Λ decreases in equation (1) ) and a gate leakage of 1nA/µm is assumed (I OFF ≥ 1nA/µm) [29] . The maximum I ON /I OFF ratio is obtained with an E g of about 1.2qV DD . Moreover, with increasing E g , the optimum m * opt reduces and for E g ≥ 1.5qV DD the product m * opt E opt g (circle symbols) saturates (dashed line). Fig. 4b shows that TFETs with E g between 1.1qV DD and 1.5qV DD have acceptable I ON /I OFF ratios according to ITRS requirements (I ON /I OFF > 10 5 ). Fig. 5a illustrates the favorable design space for m * as a function of V DD for TFETs with the scaling rule of L ch /V DD = 30nm/V . The shaded area in Fig. 5a shows higher and lower bounds on m * and E g of the channel material for a high performance ultra-scaled NW-TFET. Fig. 5b shows the transfer characteristics of NW-TFETs with optimized E g and m * from equations (3) and (4). I ON /I OFF ratio of larger than 10 5 and SS below 15mV /decade are obtained for all the cases including the 6nm long channel. 
V. CONCLUSION
In summary, the scaling of TFETs pushes the semiconductor industry to look for channel materials with higher m * , similar to ultra-scaled MOSFETs [13] . However, in TFETs channel material should have both m * and E g optimized. More accurately, the scaling of high performance NW-TFETs below 10nm requires:
1) A channel material with scaled down band gap
2) A channel material with scaled up effective mass
3) Higher doping level in the source (N S ) than drain (N D ).
4) A channel material with low dielectric constant ( ch ) and a high-k oxide.
ox ch (6) 
